A high-speed direct-coupled discriminator utilizing emittercoupled integrated circuits is described. The threshold is continuously adjustable between -150 mV and -1.15 V, the pulse pair resolution is 10 nsec, and the maximum continuous repetition rate is 92 MHz. Two modes of operation, clipped and dc , are provided; output widths in the clipped mode are 5 nsec, 10 nsec, or 15 nsec. The use of integrated circuits result in a complete absence of trimming adjustments. Provision is made for remote control of the threshold, mode, and width.
I. INTRODUCTION
The last few years witnessed the introduction and proliferation of emittercoupled integrated circuits. These circuits are based on the emitter-coupled pair, ' which is highly suitable for monolithic technology and is capable of highspeed operation.
The emitter-coupled pair has found widespread application in high-speed circuitry, both laboratory2 and commercial, and the emittercoupled integrated circuits have now reached a comparable speed of operation.
The circuits utilized here are of medium speed and cost. The principal circuit is the MC1023L;3 a schematic diagram is shown in Fig. 1 . Four inputs, a noninverting (AND) output, and an inverting (NAND) output are provided.
The circuit operates on -0.8 V and -1.6 V input and output levels, risetimes and delay times are in the vicinity of 2 nsec.
In addition, another circuit of the Series, 3 the MC1025L (Fig. 2) , has been used. It consists of two composite transistors which can be made independent of each other by reverse biasing the substrate diodes on pin '7. Each composite transistor consists of several (4 or 5) sections, the active area can be varied by connecting or reverse biasing the individual bases. It was found that, for best high-speed operation, the optimum dc emitter current was in the vicinity of '7 mA per section.
The basic decision-making element is a lo-mA Gallium-Arsenide tunnel diode, 4 providing a high speed of operation and a closely controlled hysteresis.
II. DESCRIPTION
The discriminator consists of a Schmitt Trigger, a Shaper, and an Output
Stage. The Schmitt Trigger Circuit (Fig, 3) The Shaper (Fig. 4) provides an output pulse at each negative-going transition of the Schmitt Trigger output signal. In the clipped mode of operation, the output pulse width is 5 nsec, 10 nsec, or 15 nsec as selected by a 3-position WIDTH switch. The output-pulse is followed by a deadtime which equals the output pulse width or the width of the negative-going output signal of the Schmitt
Trigger circuit, whichever is greater.
In the dc mode of operation, the width of the output pulse equals that of the negative-going output signal of the Schmitt 
III. OPERATION
The Schmitt Trigger (Fig. 3) The negative-going input signal, after level-shifting by emitter follower
QlA, is applied to emitter-coupled pair Q2A-Q2B which carries a dc current of 20 mA supplied by Q3A. Input threshold is adjusted via a 100 ohm helipot and level-shifter QlB. Since QlA and QlB, and also Q2A and Q2 I3, arc transistors on the same chip, they are reasonably well matched in emitterbase voltage drop and in temperature coefficient, hence trimming adjustments on the threshold are not necessary.
At zero input voltage, most of the 20 mA standing current flows in Q2A
and only a small fraction ( <O. 5 mA) in Q2B. Thus the 10 mA Gallium-Arsenide tunnel diode4 is in its "low" state at near zero voltage. When slightly over half of the 20 mA standing current is transferred from Q2A to Q2B by a negative input signal, the tunnel-diode switches into its l~high~~ state at z-1 V. The , voltage swing of the tunnel-diode is shifted to the operating levels of the emitter-coupled integrated circuits by emitter-follower Q3B.
The Shaper (Fig.41 The operation of the Shaper circuit may be described as follows.
In the 5-nsec WIDTH position, integrated circuits P12 through P19 are to the input of P3 is supplemented by one via P7, P16, and ~17. The RESET feedback from the non-inverting output of P6 via P4 is substituted by one via P7, P16, P17, and P19. In the CLIPPED mode, the output signal of Pll is inhibited via P16, P17, P18, P9, and PlO, resulting in a lo-nsec wide output pulse. 6 In the 15-nsec WIDTH position, P16 is substituted by P12 through P15, resulting in 15-nsec SET and RESET delays, and in a 15-nsec output pulse width in the CLIPPED mode.
Construction (Fig. 6) The circuit was constructed on a Wire-Wrap' board. The particular board used' has the ground plane and the -5.25 V power plane on the two sides of the board; integrated circuits plug into sockets constituting an integral part of the board, Additional components were Wire-Wrapped or soldered to the pins assuring low stray inductances.
The ease of altering connections on the Wire-Wrap' board proved very convenient in the development of the circuit. It seems, however, that significant reduction of stray inductances, and an improvement. in operation might bc at.l:~inccl by printed-circuit construction which is now in progress.
Performance
Pulse-width dependence of the input threshold was measured for various values of threshold settings. It was found that the input threshold was within 15% of its nominal value set by the front-panel-mounted helipot for >6-nsec wide input pulses, and it was within 50% for 3-nsec wide input pulses.
Pulse-pair resolution was measured as 10 nsec for input pulse widths of 6 nsec to 7 nsec. For input pulses of 3 nsec toi nsec width and of pulse height exceeding the threshold by 50 mV, the maximum repetition rate was measured as 92 MHz.
The delay through the circuit is 20 nsec. The change of delay as function of input pulse height (slewing) is cl nsec when the height of a 6-nsec wide input pulse is changed from twice the threshold to four times the threshold. 
